


F1G 5
Figure 1-1: High Level Block Diagram of Edge Based Receiver.

51



6
Figure 1-2: Edge Buffer Block Diagram.







Figure 1-3: Timing Diagrams for the Edge Pipelines.




ধ Figure 1-5: Edge Processing Block Diagram.





বৃক্ত Figure 1-6: Synchronizer Timing Diagram.




10
Figure 1-%: Phase Picking Mechanism Block Diagram.









F19. 13




FIG 14

Signals	Α	A#	В	B#	A+B	A# + B#	High Out
Actual Volt.	1.0V	0.5V	0.25V	-0.25V	1.25V	0.25V	+
			-0.25V	0.25V	0.75V	0.75V	-
	<u> </u>		0.05V	-0.05V	1.05V	0.45V	+
			-0.05V	0.05V	0.95V	0.55V	-
		1	OV	OV	1.0V	0.5V	tie
	0.5v	1.0v	0.25V	-0.25V	0.75V	0.75V	+
			-0.25V	0.25V	0.25V	1.25V	-
			0.05V	-0.05V	0.55V	0.95V	+
	1		-0.05V	0.05V	0.45V	1.05V	-
			OV	OV	0.5V	1.0V	tie

FIG 15




FIG 16